Abstract -The paper introduces a new Controlled Punch Through (CPT) IGBT buffer for next generation devices, which utilise thin wafers technology. The new concept is based on very shallow buffers with optimized doping profiles enabling minimum silicon design thicknesses close to the theoretical limit for a given voltage class. The advanced shaping of the buffer doping profile brings additional degree of freedom in IGBT design. The work was carried out for 1200V IGBTs, but the CPT buffer can be applied with advantages to any voltage class. While this approach is targeting mainly reduced ON-State losses, the IGBT maintains good blocking, soft turn-off, wide SOA and good short circuit capability.
I. INTRODUCTION
Thin wafer technology processing for the IGBT has seen continuous developments in the past ten years especially for power devices rated below 2000V. The introduction of Soft/Light Punch Through/Field Stop buffer concepts has enabled modern IGBTs to achieve very low losses due to the very thin silicon specifications for a given voltage class [1] [2] [3] . However, current SPT/FS type buffer designs are more and more approaching the silicon design limits and time comes to consider a new and more efficient buffer concept for further loss reductions while retaining good overall performance.
Today's 1200V IGBT are designed with a total thickness ranging between 120 μm up to 140 μm. A large portion (25%-30%) of this thickness consists of the buffer region. The main purpose for such a thick buffer is to ensure good and controllable switching behaviour (softness) and stable reverse blocking. The buffer is relatively low doped and does not effectively utilize silicon thus giving a potential for further improvement of total IGBT losses. In addition, other performance parameters such as leakage current at higher operating temperatures and the ruggedness under short circuit conditions are heavily influenced by the bipolar transistor gain, which is largely dependent on the shape of the buffer design and the anode strength [4] . Last but not least, thin wafer processing requires that the majority of the backside processing is done after the front side cathode is completed, including metallisation. This limits the temperature treatments after thinning to below 500°C and so the means for forming both the buffer and anode regions are very limited. In spite of such obstacles, the new concept of a very thin Controlled-Punch-Through (CPT) buffer keeping all common requirements laid on the state-of-the-art SPT-IGBT is proposed in Fig.1 and described below. 
II. THIN BUFFER OPTIMIZATION
Using the existing SPT buffer for the 1200V IGBT, the rate of reduction the ON-State voltage V CEsat with decreasing thickness is ≈5 mV/μm at 25 o C and ≈9 mV/μm at 125 o C. However, by doing so, the breakdown voltage V BR is reduced by about ≈7 V/μm at 25 o C. Hence, the reduction from the current thickness down to ≈100 μm decreases V CEsat by approximately ≈300 mV, while V BR drops well below 1200 V. In order to recover V BR back to above 1200 V, the point of stopping the electric field must be moved closer to the anode by about 15 -20 μm. The simplest way consists of replacing the SPT buffer by a narrow Gaussian profile as shown for a 100 μm thick device in Fig.2a . This "Single buffer" can be obtained by ion implantation and subsequent annealing. While the positioning of this peak relatively to anode does not change V CEsat , it affects mainly the V BR and especially the leakage current. To obtain low leakage and high V BR , the buffer must be positioned away from the anode and its concentration well above 1x10 16 cm -3 . To rely on precise and reproducible processing of the single peak with concentrations above 1x10 16 cm -3 using post implantation annealing below 500 o C at aggressively thinned wafers is impractical. Moreover, there is an insufficient degree of freedom for setting all relevant parameters which are usually acting in trade-offs. Such drawbacks may be eliminated by the introduction of a second buffer peak as shown below. Fig.2b shows a "double buffer" that consists of two Gaussian peaks. The first one (N1) is placed at a certain distance from the anode and its role is to fully stop the electric field and keep the base width of PNP transistor independent of applied anode voltage. The second buffer (N2) is adjacent to the anode with the purpose of adjusting an optimal bipolar transistor gain even when utilizing high anode strengths. While the influence of buffers' parameters on the V CEsat is quantitatively similar, the leakage current is suppressed already from a peak concentration of N1 = 5x10 15 cm -3 and V BR is increased as well. A suitable choice of various buffer peak concentrations N1 and N2 already brings a sufficient degree of freedom to the overall device design. The degree of freedom can be extended by modifying the donor concentration between N1 and N2 by incomplete annealing of implantation defects below 500 o C. The incomplete annealing modifies carrier lifetime within the buffer. As this controls the recombination rate in the base of the PNP transistor, it also modifies the bipolar gain and hereby relevant device parameters. All this results in what we refer to as the Controlled-Punch-Through (CPT) Buffer that is illustrated in Fig.2b ) (hollow circles, top).
SPT Buffer
The overall concept of the ON-state loss reduction is schematically summarized in Fig.1 . The vertical arrow shows the point of stopping the electric field. It is actually the much steeper and higher doping profile of the CPT buffer N1 at the point of stopping the electric field that allows for reduction of the overall buffer thickness. The missing part of the SPT buffer is then more efficiently compensated for by the buffer peak N2. 
III. EXPERIMENTAL RESULTS
The new buffer design was implemented on 100A/1200V IGBT devices with an active area of 1cm 2 . This device also incorporates additional enhancement of the planar cell design for further loss reduction schematically shown in Fig.3 [5] . The positive effect of the second buffer peak N2 on the reduction of leakage current simulated in Fig.2b ) is experimentally acknowledged in Fig.4 for devices thinned to ~100um. The smaller rise of leakage with increasing voltage and reduced spread in the leakage current values between individual samples with the double buffer is obvious. . During this work, the doping concentration of the silicon base regions was unaltered to evaluate the effect of the thickness alone on device softness. The total V CEsat reduction for the same E off was around 100mV for the Optimized EP technology with a further reduction of 300mV for the CPT-IGBT. This reduction of V CEsa at a rated current of 100 A between the Optimized EP and Optimized CPT technologies is evident from Fig.6 including the ON-state thermal coefficients of V CEsat .
The turn-off waveforms of the different design versions are also shown in Fig.7 . A higher anode strength is clearly needed to enhance softness of the thinner CPT design as indicated by the turn-off charts. The SOA waveforms at 1000V and 3x nominal current for the CPT-IGBT design B are shown in Fig.8 under dynamic avalanche and Switching-Self-Clamping-Mode SSCM [6] . The maximal voltage during clamping gives evidence of good avalanche capability of so aggressively thinned device. We have observed that the state-of-the-art SPT-IGBT inherits a clear trade-off between the short circuit, SSCM and the leakage current. Hence, the optimisation of the CPT-IGBT internal PNP bipolar transistor gain plays the key role in the design process. Investigations show that high PNP gain designs will always improve the short circuit and SSCM capability while having the drawback of increased leakage currents especially at high temperatures, which is very critical for the device blocking stability. The CPT-IGBT buffer concept provided a better degree of freedom for optimising the device performance specifically with regard to the short circuit ruggedness vs. leakage current trade-off.
IV. CONCLUSIONS
A new IGBT design concept referred to as the ControlledPunch-Through (CPT) IGBT has been introduced in order to maximize the effect of using thin wafer technology for the reduction of the device overall losses. The device comprises a very shallow N-buffer with an optimized doping distribution to maintain good blocking, soft turn-off, wide safe operation area, and very good short circuit capability. With an estimated 400mV potential reduction in V CEsat , the new CPT-IGBT offers a very significant advantage over state-of-the-art devices targeting power electronics applications striving on minimising losses while maintaining good overall behaviour.
Although presented only for 1200 V IGBT, the concept of the CPT buffer can be employed for any voltage platform with an increased degree of freedom in the optimization of device parameters closely related to anode and buffer design properties.
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